收藏本站
CY28317-2
....................... Document #: 38-07094 Rev. *B Page 6 of 20
CY28317-2 Serial Configuration Map
1. The serial bits will be read by the clock driver in the following
order:
Byte 0 – Bits 7, 6, 5, 4, 3, 2, 1, 0
Byte 1 – Bits 7, 6, 5, 4, 3, 2, 1, 0
Byte N – Bits 7, 6, 5, 4, 3, 2, 1, 0
2. All unused register bits (reserved and N/A) should be
written to a “0” level.
3. All register bits labeled “Write with 1" must be written to one
during initialization.
Byte 0: Control Register 0
Bit
Pin#
Name
Default
Description
Bit 7
–
Spread Select1
0
See definition in Bit[0]
Bit 6
–
SEL2
0
See Table 6
Bit 5
–
SEL1
0
See Table 6
Bit 4
–
SEL0
0
See Table 6
Bit 3
–
FS_Override
0
0 = Select operating frequency by FS[4:0] input pins
1 = Select operating frequency by SEL[4:0] settings
Bit 2
–
SEL4
0
See Table 6
Bit 1
–
SEL3
0
See Table 6
Bit 0
–
Spread Select0
0
‘00’ = OFF
‘01’ = –0.5%
‘10’ = ±0.5%
‘11’ = ±0.25%
Byte 1: Control Register 1
Bit
Pin#
Name
Default
Description
Bit 7
10
Latched FS4 input
X
Latched FS[4:0] inputs. These bits are read-only.
Bit 6
11
Latched FS3 input
X
Bit 5
2
Latched FS2 input
X
Bit 4
26
Latched FS1 input
X
Bit 3
27
Latched FS0 input
X
Bit 2
48
CPU0
1
(Active/Inactive)
Bit 1
47
CPU1
1
(Active/Inactive)
Bit 0
44, 43
CPUT, CPUC
1
(Active/Inactive)
Byte 2: Control Register 2
Bit
Pin#
Name
Default
Description
Bit 7
39
SDRAM6
1
(Active/Inactive)
Bit 6
10
PCI0_F
1
(Active/Inactive)
Bit 5
17
PCI6
1
(Active/Inactive)
Bit 4
16
PCI5
1
(Active/Inactive)
Bit 3
15
PCI4
1
(Active/Inactive)
Bit 2
14
PCI3
1
(Active/Inactive)
Bit 1
13
PCI2
1
(Active/Inactive)
Bit 0
11
PCI1
1
(Active/Inactive)
Byte 3: Control Register 3
Bit
Pin#
Name
Default
Description
Bit 7
–
Reserved
1
Reserved
Bit 6
–
SEL_48MHz
0
0 = 24 MHz
1 = 48 MHz
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*
相关PDF资料
CY28323OXC IC CLOCK BROOKDALE GPENT4 48SSOP
CY28354OXC-400 IC BUFF 273MHZ 4DDR DIMM 48SSOP
CY28378OXC IC CLOCK CK408/TITAN 845 48SSOP
CY284108ZXC IC CLOCK SERV CK410B 56TSSOP
CY28410OXC-2 IC CLOCK CK410 GRANTSDALE 56SSOP
CY28410OXC IC CLOCK CK410 GRANTSDALE 56SSOP
CY28411ZXC IC CLOCK CK410M ALVISO 56TSSOP
CY28442ZXC-2 IC CLOCK ALVISO PENTM 56TSSOP
相关代理商/技术参数
CY28317PVXC-2T 功能描述:时钟发生器及支持产品 NB Clk VIA SDRAM Chipsets / Tualatin RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56
CY28317ZC-2 制造商:CYPRESS 制造商全称:Cypress Semiconductor 功能描述:FTG for Mobile VIA PL133T and PLE133T Chipsets
CY28317ZC-2T 制造商:CYPRESS 制造商全称:Cypress Semiconductor 功能描述:FTG for Mobile VIA PL133T and PLE133T Chipsets
CY28322 制造商:未知厂家 制造商全称:未知厂家 功能描述:Clocks and Buffers
CY28322-2 制造商:CYPRESS 制造商全称:Cypress Semiconductor 功能描述:133-MHz Spread Spectrum Clock Synthesizer with Differential CPU Outputs
CY28322ZC-2 制造商:Rochester Electronics LLC 功能描述:- Bulk
CY28322ZC-2T 制造商:Rochester Electronics LLC 功能描述:- Bulk
CY28323 制造商:CYPRESS 制造商全称:Cypress Semiconductor 功能描述:FTG for Intel㈢ Pentium㈢ 4 CPU and Chipsets